







OPA4323, OPA323, OPA2323 SBOSAE8B – OCTOBER 2023 – REVISED APRIL 2024

OPAx323 20MHz High Bandwidth, 114dB CMRR, Low Voltage (1.7V to 5.5V), RRIO Zero-Cross Operational Amplifier

1 Features

- Zero cross amplifier for 1.7V to 5.5V applications
- High rail-to-rail CMRR: 114dB typical
- High gain-bandwidth product: 20MHz
- Fast slew-rate: 33V/µs typical
- Fast 0.01% settling: 200ns typical for 2V step
- Low input offset voltage: ±150µV typical
- Low noise floor: 5.5nV/\sqrt{Hz} typical at 10kHz
- High output current: ±110mA typical I_{SC} at 5.5V
- Quiescent current: 1.6mA/ch typical
- · Rail-to-rail input and output
- Unity-gain stable
- · Drives up to 150pF without sustained oscillations
- Internal RFI and EMI filtered input pins
- Operating temperature range: –40°C to 125°C

2 Applications

- Amplifier driver for ADCs
- High side current sensing
- Motor rotary encoders
- Transimpedance photodiode amplifiers
- Audio microphone pre-amplifiers
- Ultrasonic transducers

3 Description


The OPAx323 family of op amps includes single (OPA323), dual (OPA2323), and quad-channel (OPA4323), low-voltage (1.7V to 5.5V), highbandwidth (20MHz) amplifiers (op amps) with a zerocrossover input stage and a rail-to-rail output stage. The zero-crossover input stage enables OPAx323 to achieve high linearity and low distortion for input signals with rail-to-rail swing that are typical in ADC driver applications. Gain-bandwidth of 20MHz provides a fast settling response for ADC sampling speeds between 0.5MSPS to 5MSPS depending on the settling performance required. The OPAx323 is well-optimized for power savings as the device consumes just 1.6mA typical quiescent current.

The OPAx323 easily supports precision performance in high gain voltage sensing applications such as the wheatsone bridge, as it features maximum offset drift of 2μ V/°C and thermal noise floor of 5.5nV/rt-Hz with a minimum of 100dB CMRR. This unique combination of higher precision (low offset, drift, noise, distortion, and CMRR) and higher gain-bandwidth (fast settling and slewing) enables use in multiple applications such as the motor rotary encoders, microphone audio preamplifiers and ultrasonic transducers. The OPAx323 achieves a high slew-rate of 33V/µs allowing for fast detection of faults in motor current sensing applications. Unlike traditional amplifiers, the zero-cross over input stage allows for identical precision performance for both low and high-side sensing applications, thus making OPAx323 the best choice for current sensing in a variety of end equipments such as the solar string inverters, power delivery, grid and EV infrastructure. OPAx323S devices provide shutdown functionality for additional power savings and help disable the amplifier when idle. The family features standard and small size as well as leaded and QFN packages across all the channel variants.

	Device Information						
PART NUMBER ⁽¹⁾	CHANNEL COUNT	PACKAGE ⁽⁴⁾	PACKAGE SIZE ⁽⁵⁾				
		DBV (SOT-23, 5) ⁽³⁾	2.9mm × 2.8mm				
OPA323	Single	DCK (SC70, 5)	2mm × 1.25mm				
		DRL (SOT-5X3, 5) ⁽³⁾	1.6mm × 1.6mm				
OPA323S (2)	Single Shutdown	DBV (SOT-23, 6) ⁽³⁾	2.9mm × 2.8mm				
UFA3233 (7	Single, Shutdown	DCK (SC70, 6) ⁽³⁾	2mm × 1.25mm				
		D (SOIC, 8)	4.9mm × 6mm				
		DDF (SOT-23, 8)	2.9mm × 2.8mm				
OPA2323	Dual	DSG (WSON, 8) (3)	2mm × 2mm				
		DGK (VSSOP, 8)	3mm × 4.9mm				
		PW (TSSOP, 8) ⁽³⁾	3mm × 6.4mm				
OPA2323S (2)	Dual, Shutdown	RUG (X2QFN, 10) ⁽³⁾	1.5mm × 2mm				
		D (SOIC, 14) ⁽³⁾	8.65mm × 6mm				
OPA4323	Quad	PW (TSSOP, 14)	5mm × 6.4mm				
OPA4323	Quad	RUC (X2QFN, 14) ⁽³⁾	2mm × 2mm				
		DYY (SOT-23, 14)	4.2mm × 3.26mm				
OPA4323S (2)	Quad, Shutdown	RTE (WQFN, 16) ⁽³⁾	3mm × 3mm				

(1) See Section 4.

- (2) Part number is for preview only.
- (3) Package is for preview only.
- (4) For more information, see Section 11.
- (5) The package size (length × width) is a nominal value and includes pins, where applicable.



Bidirectional, High-Side Current Sense Amplifier and ADC Driver



Device Information



Table of Contents

1 Features	1
2 Applications	1
3 Description	1
4 Device Comparison Table	2
5 Pin Configuration and Functions	3
6 Specifications	9
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	9
6.3 Recommended Operating Conditions	
6.4 Thermal Information for Single Channel	9
6.5 Thermal Information for Dual Channel	10
6.6 Thermal Information for Quad Channel	10
6.7 Electrical Characteristics	
6.8 Typical Characteristics	14
7 Detailed Description	26
7.1 Overview	26
7.2 Functional Block Diagram	27

7.3 Feature Description	28
7.4 Device Functional Modes	33
8 Application and Implementation	34
8.1 Application Information	34
8.2 Typical Application	. 34
8.3 Power Supply Recommendations	36
8.4 Layout	
9 Device and Documentation Support	
9.1 Documentation Support	38
9.2 Receiving Notification of Documentation Updates	38
9.3 Support Resources	. 38
9.4 Electrostatic Discharge Caution	38
9.5 Glossary	
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	. 39

4 Device Comparison Table


	NO. OF			PACKAGE LEADS									
DEVICE CHANNELS	SHDN	SC70 DCK	SOIC D	SOT-23 DBV ⁽²⁾	SOT-23 DDF	SOT-553 DRL ⁽²⁾	SOT-23 DYY	TSSOP PW	VSSOP DGK	WQFN RTE ⁽²⁾	WSON DSG ⁽²⁾	X2QFN RUG ⁽²⁾	
OPA323	1	NO	5	—	5	—	5	_	—	—	—	—	_
OPA323S ⁽¹⁾	1	YES	6	—	6	—	_	_	—	—	—	—	_
OPA2323	2	NO	—	8	—	8	_	_	8	8	—	8	_
OPA2323S ⁽¹⁾	2	YES	_	_	_	_	_	_	_	_	—	_	10
OPA4323	4	NO	—	14	—	_	_	14	14	—	—	—	_
OPA4323S	4	YES	—	_	—	—	_	_	_	—	16	—	—

(1) Devices are preview only.

(2) Packages are preview only.



5 Pin Configuration and Functions







Figure 5-1. OPA323 DBV Package, 5-Pin SOT-23 (Top View)


Figure 5-2. OPA323 DCK and DRL Package, 5-Pin SC70 and 5-Pin SOT-5X3 (Top View)

	PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	SOT-23	SC70, SOT-5X3		DESCRIPTION
IN–	4	3	I	Inverting input
IN+	3	1	I	Noninverting input
OUT	1	4	0	Output
V–	2	2	I	Negative (low) supply or ground (for single-supply operation)
V+	5	5	I	Positive (high) supply

Table 5-1. Pin Functions: OPA323



6-Pin SOT-23 (Top View)



ÈXAS

INSTRUMENTS

www.ti.com

Table 5-2. Pin Functions: OPA323S

PIN			TYPE ⁽¹⁾	DESCRIPTION	
NAME	SOT-23	SC70		DESCRIPTION	
IN–	4	3	I	Inverting input	
IN+	3	1	I	Noninverting input	
OUT	1	4	0	Output	
SHDN	5	5	I	Shutdown: low = amp disabled, high = amp enabled See <i>Shutdown Function</i> for more information	
V-	2	2	I	Negative (low) supply or ground (for single-supply operation)	
V+	6	6	I	Positive (high) supply	







Figure 5-5. OPA2323 D, PW, DGK, and DDF Package, SOIC, TSSOP, VSSOP, and SOT-23-THIN (Top View)





Connect exposed thermal pad to V–. For more information, see *Packages with an Exposed Thermal Pad*.

Figure 5-6. OPA2323 DSG Package, 8-Pin WSON with Exposed Thermal Pad (Top View)

P	PIN		
NAME	SOIC, TSSOP, VSSOP, SOT-23-THIN, WSON	TYPE ⁽¹⁾	DESCRIPTION
IN1–	2	I	Inverting input, channel 1
IN1+	3	I	Noninverting input, channel 1
IN2–	6	I	Inverting input, channel 2
IN2+	5	I	Noninverting input, channel 2
OUT1	1	0	Output, channel 1
OUT2	7	0	Output, channel 2
V-	4	I	Negative (low) supply or ground (for single-supply operation)
V+	8	I	Positive (high) supply

Table 5-3. Pin Functions: OPA2323






Figure 5-7. OPA2323S RUG Package 10-Pin X2QFN (Top View)

Table 5-4. Pin Functions: OPA2323S

PI	IN	TYPE ⁽¹⁾	DESCRIPTION
NAME	X2QFN		DESCRIPTION
IN1–	9	I	Inverting input, channel 1
IN1+	10	I	Noninverting input, channel 1
IN2-	5	I	Inverting input, channel 2
IN2+	4	I	Noninverting input, channel 2
OUT1	8	0	Output, channel 1
OUT2	6	0	Output, channel 2
SHDN1	2	I	Shutdown: low = amp disabled, high = amp enabled, channel 1. For more information, see <i>Shutdown Function</i> .
SHDN2	3	I	Shutdown: low = amp disabled, high = amp enabled, channel 2 For more information, see <i>Shutdown Function</i> .
V–	1	I	Negative (low) supply or ground (for single-supply operation)
V+	7	I	Positive (high) supply







Figure 5-8. OPA4323 D, PW and DYY Package, 14-Pin SOIC, TSSOP, SOT-23-THN (Top View)

Table 5-5. Pin Functions: OPA4

	PIN	TYPE ⁽¹⁾	DESCRIPTION	
NAME	SOIC, TSSOP		DESCRIPTION	
IN1–	2	I	Inverting input, channel 1	
IN1+	3	I	Noninverting input, channel 1	
IN2–	6	I	Inverting input, channel 2	
IN2+	5	I	Noninverting input, channel 2	
IN3–	9	I	Inverting input, channel 3	
IN3+	10	I	Noninverting input, channel 3	
IN4–	13	I	Inverting input, channel 4	
IN4+	12	I	Noninverting input, channel 4	
OUT1	1	0	Output, channel 1	
OUT2	7	0	Output, channel 2	
OUT3	8	0	Output, channel 3	
OUT4	14	0	Output, channel 4	
V-	11	I	Negative (low) supply or ground (for single-supply operation)	
V+	4	I	Positive (high) supply	





A. Connect thermal pad to V-.

Figure 5-9. OPA4323S RTE Package, 16-Pin WQFN With Exposed Thermal Pad (Top View)

Table 5-6. Pin Functions: OPA4323S

PIN		TYPE ⁽¹⁾	DESCRIPTION	
NAME	WQFN		DESCRIPTION	
IN1+	1	I	Noninverting input, channel 1	
IN1–	16	I	Inverting input, channel 1	
IN2+	3	I	Noninverting input, channel 2	
IN2–	4	I	Inverting input, channel 2	
IN3+	10	I	Noninverting input, channel 3	
IN3–	9	I	Inverting input, channel 3	
IN4+	12	I	Noninverting input, channel 4	
IN4–	13	I	Inverting input, channel 4	
SHDN12	6	I	Shutdown: low = amp disabled, high = amp enabled, channel 1 and 2. For more information, see <i>Shutdown Function</i> .	
SHDN34	7	I	Shutdown: low = amp disabled, high = amp enabled, channel 3 and 4. For more information, see <i>Shutdown Function</i> .	
OUT1	15	0	Output, channel 1	
OUT2	5	0	Output, channel 2	
OUT3	8	0	Output, channel 3	
OUT4	14	0	Output, channel 4	
V-	11	I	Negative (low) supply or ground (for single-supply operation)	
V+	2	I	Positive (high) supply	

(1) I = input, O = output

Copyright © 2024 Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage, $V_S = (V+) - (V-)$	Supply voltage, $V_S = (V+) - (V-)$	0	7.0	V
	Common-mode voltage ^{(2) (3)}	- 0.5	6.0	V
Signal input pins	Differential voltage ^{(2) (3)}		±6.0	V
	Current ⁽³⁾	-10	10	mA
Output short-circuit ⁽⁴⁾		Continuous		
Operating ambient temperature, T _A		-55	150	°C
Junction temperature, T _J			150	°C
Storage temperature, T _{stg}		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Input pins can swing beyond (V+) as long as they stay with in 6V. No diode structure from input pins to (V+).

(3) Input pins are diode-clamped to (V–). Input signals that 0.3V below (V–) must be current-limited to 10mA or less.

(4) Short-circuit to ground, one amplifier per package.

6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)		±4000	V
V _(ESD)	(ESD) Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	OPA4323	±500	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC 33-002	OPA323, OPA2323	±250	V

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Vs	Supply voltage, (V+) – (V–)	1.7	5.5	V
C _{BYP}	Bypass capacitor on the power supply pins ⁽¹⁾	0.1		μF
T _A	Specified temperature	-40	125	°C

(1) For C_{BYP}, use low-ESR ceramic capacitors between each supply pin and ground. Only one C_{BYP} is sufficient for single supply operation. Ensure that C_{BYP} is placed as close to the device as possible and the supply trace routes through C_{BYP} before reaching the supply pin.

6.4 Thermal Information for Single Channel

			OPA323		OPA		
THERMAL METRIC ⁽¹⁾		DBV ⁽²⁾ (SOT-23)	DCK (SC70)	DRL ⁽²⁾ (SOT-5X3)	DBV ⁽²⁾ (SOT-23)	DCK ⁽²⁾ (SC70)	UNIT
		5 PINS	5 PINS	5 PINS	6 PINS	6 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	189.3	196.7	TBD	168.8	TBD	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	86.9	104.5	TBD	87.8	TBD	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	55.9	44.8	TBD	49.3	TBD	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	23.7	18.7	TBD	25.6	TBD	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	55.5	44.5	TBD	49.0	TBD	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	TBD	n/a	TBD	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Copyright © 2024 Texas Instruments Incorporated



(2) This package option is preview.

6.5 Thermal Information for Dual Channel

				OPA2323			OPA2323S	
THERMAL METRIC ⁽¹⁾		D (SOIC	PW ⁽²⁾ (TSSOP)	DGK (VSSOP)	DDF (SOT-23-8)	DSG ⁽²⁾ (WSON)	RUG ⁽²⁾ (X2QFN)	UNIT
		8 PINS	8 PINS	8 PINS	8 PINS	8 PINS	10 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	139.0	TBD	173.6	149.6	TBD	144.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	81.2	TBD	65.1	72.9	TBD	47.1	°C/W
R _{0JB}	Junction-to-board thermal resistance	82.4	TBD	95.1	68.4	TBD	76.0	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	31.3	TBD	10.0	4.0	TBD	0.8	°C/W
Ψјв	Junction-to-board characterization parameter	81.6	TBD	93.5	68.1	TBD	75.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	TBD	n/a	n/a	TBD	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) This package option is preview.

6.6 Thermal Information for Quad Channel

THERMAL METRIC (1)			OPA4323 OPA43			
		D ⁽²⁾ (SOIC)	PW (TSSOP)	DYY (SOT)	RTE ⁽²⁾ (WQFN)	UNIT
		14 PINS	14 PINS	14 PINS	16 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	TBD	115.8	113.7	48.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	TBD	44.9	49.1	52.0	°C/W
R _{0JB}	Junction-to-board thermal resistance	TBD	58.7	42.4	23.9	°C/W
ΨJT	Junction-to-top characterization parameter	TBD	5.2	1.6	1.2	°C/W
Ψјв	Junction-to-board characterization parameter	TBD	58.1	42.2	23.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	TBD	n/a	n/a	8.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) This package option is preview.



6.7 Electrical Characteristics

For $V_S = (V+) - (V-) = 1.8V$ to 5.5V (±0.85V to ±2.75V) at $T_A = 25^{\circ}$ C, $R_L = 10k\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{O UT} = V_S / 2$, unless otherwise noted.

PA	ARAMETER	TEST CONDITIC	ONS	MIN	TYP	MAX	UNIT
OFFSET	VOLTAGE						
	Input offset	V _S = 1.8V to 5.5V			±0.15	±1.25	
V _{OS}	voltage	V _S = 1.8V to 5.5V	T _A = -40°C to 125°C			±1.35	mV
dV _{OS} /dT	Input offset voltage drift ⁽¹⁾	V _S = 1.8V to 5.5V	$T_A = -40^{\circ}C$ to $125^{\circ}C$		±0.4	±1.8	μV/°C
PSRR	Input offset voltage versus power supply	V _S = 1.8V to 5.5V			±5	±20	μV/V
	Channel separation	f = 10kHz			±1		μV/V
	AS CURRENT						
	Input bias	$V_{\rm S}$ = 1.8V and $V_{\rm S}$ = 5V			±0.5	±20	pА
IB	current ⁽¹⁾	$V_{\rm S}$ = 1.8V and $V_{\rm S}$ = 5V	T _A = -40°C to 125°C			±1600	pА
	Input offset	$V_{\rm S}$ = 1.8V and $V_{\rm S}$ = 5V			±0.25		pА
los	current ⁽¹⁾	$V_{\rm S} = 1.8V$ and $V_{\rm S} = 5V$ $T_{\rm A} = -40^{\circ}$ C to 125° C				±120	pА
NOISE							
E _N	Input voltage noise	f = 0.1Hz to 10Hz			2.8		μV _{PP}
		f = 100Hz			24		
e _N	Input voltage noise density	f = 1kHz			9		nV/√Hz
	noise density	f = 10kHz			5.5		
i _N	Input current noise ⁽²⁾	f = 1 kHz		20		fA/√Hz	
	DLTAGE RANGE						
VI	Input voltage range	V _S = 1.8V to 5.5V		(V–) – 0.2		(V+) + 0.15	V
		$V_{S} = 5.5V, (V-) - 0.2V \le V_{CM} \le (V+) + 0.10V$	$= 5.5$ V, (V–) – 0.2V \leq V _{CM} \leq (V+) + 0.10V		114		dB
		$V_{S} = 5.5V, (V-) - 0.2V \le V_{CM} \le (V+) + 0.15V$		90	104		dB
CMRR	Common-mode rejection ratio	$V_{S} = 5.5V, (V-) - 0.2V \le V_{CM} \le (V+) + 0.15V$	$T_A = -40^{\circ}C$ to $125^{\circ}C$	84			dB
	rejection ratio	$V_{\rm S} = 1.8V$, (V–) – 0.1V $\leq V_{\rm CM} \leq$ (V+) + 0.05V		85	103		dB
		$V_{\rm S} = 1.8V$, (V–) – 0.1V $\leq V_{\rm CM} \leq$ (V+) + 0.05V	$T_A = -40^{\circ}C$ to $125^{\circ}C$	80			dB
INPUT IM	PEDANCE						
Z _{ID}	Differential				80 2		GΩ pF
Z _{ICM}	Common-mode				100 1		GΩ pF
OPEN-LC	OOP GAIN			•			
		$V_{\rm S}$ = 1.8V, (V–) + 0.1V < $V_{\rm O}$ < (V+) – 0.1V, $R_{\rm L}$	= 10k Ω to V _S / 2	103	120		dB
^	Open-loop	$V_{\rm S}$ = 1.8V, (V–) + 0.2V < $V_{\rm O}$ < (V+) – 0.2V, $R_{\rm L}$	= $2k\Omega$ to V _S / 2	100	115		dB
A _{OL}	voltage gain	$V_{\rm S}$ = 5.5V, (V–) + 0.1V < $V_{\rm O}$ < (V+) – 0.1V, $R_{\rm L}$	= 10k Ω to V _S / 2	112	125		dB
		$V_{\rm S}$ = 5.5V, (V–) + 0.2V < $V_{\rm O}$ < (V+) – 0.2V, $R_{\rm L}$	= $2k\Omega$ to V _S / 2	108	120		dB
FREQUE	NCY RESPONSE						
GBW	Gain-bandwidth product	V_{S} = 5.5V, G = +1, R _L = 10k Ω , C _L = 100pF	T _A = 25°C		20		MHz
SR	Slew rate	V_{S} = 5.5V, G = +1, V_{STEP} = 5V, R_{L} = 10k Ω , C_{L}	= 100pF	33			V/µs
THD+N	Total harmonic distortion + noise (3)	V _S = 5V, G = +1, V _O = 4V _{P-P} , f = 10kHz, R _L = 6	500Ω to V _S / 2, C _L = 50pF		0.00125		%
		To 0.1%, V_S = 5.5V, V_{STEP} = 4V, G = +1, C_L =	10pF		200		
	Cattling time	To 0.1%, V_S = 5.5V, V_{STEP} = 2V, G = +1, C_L =	10pF		150		× -
t _S	Settling time	To 0.01%, V_S = 5.5V, V_{STEP} = 4V, G = +1, C_L =	= 10pF		250		ns
		To 0.01%, V _S = 5.5V, V _{STEP} = 2V, G = +1, C _L =	= 10pF		200		



6.7 Electrical Characteristics (continued)

For V_S = (V+) – (V–) = 1.8V to 5.5V (±0.85V to ±2.75V) at T_A = 25°C, R_L = 10k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{O UT} = V_S / 2, unless otherwise noted.

P/	ARAMETER	TEST CONDITIO	NS	MIN	TYP	MAX	UNIT
CM	Coin Marain	$V_{S} = 5.5V, G = +1, R_{L} = 10k\Omega, C_{L} = 30pF$		15		dB	
GM	Gain Margin	$V_{\rm S}$ = 1.8V, G = +1, R _L = 10kΩ, C _L = 30pF		15		dB	
		$V_{S} = 5.5V, G = +1, R_{L} = 10k\Omega, C_{L} = 30pF$			50		٥
PM	Phase Margin	V_{S} = 1.8V, G = +1, R _L = 10k Ω , C _L = 30pF			52.5		٥
t _{overload}	Overload recovery time	V _{IN} × gain > V _S			130		ns
EMIRR	Electro-magnetic interference rejection ratio	f = 1.8GHz, V _{IN_EMIRR} = 100mV			62		dB
OUTPUT				1			
		$V_{\rm S}$ = 1.8V, R _L = 10k Ω to V _S / 2			15	25	mV
Vo	Voltage output	$V_{\rm S}$ = 5.5V, R _L = 10k Ω to V _S / 2			25	35	mV
	swing from rail	$V_{\rm S}$ = 5.5V, R _L = 2k Ω to V _S / 2			45	55	mV
	Short-circuit	V _S = 1.8V		±20	±40		mA
I _{SC}	current ⁽⁴⁾	$V_{\rm S} = 5.5V$		±80	±110		mA
Z _O	Open-loop output impedance	f = 10kHz			80		Ω
POWER	SUPPLY	I				I	
	Quiescent				1.6	1.9	
lq	current per amplifier	V _S = 5.5V, I _O = 0A	$V_{\rm S} = 5.5 V$, $I_{\rm O} = 0 A$ $T_{\rm A} = -40^{\circ} {\rm C} \text{ to } 125^{\circ} {\rm C}$			2.0	mA
	Power-on time	$V_{\rm S}$ = 0V to 5.5V, 90% I _Q Level		25		μs	
SHUTDO	WN						
	Shutdown	All amplifiers disabled, SHDN = V-			0.5	1	μA
I _{QSD}	current per amplifier ⁽⁷⁾	All amplifiers disabled, $\overline{SHDN} = V-$, $T_A = -40$ °	C to 125 °C			1.5	μA
Z _{SHDN}	Output impedance during shutdown (7)	Amplifier disabled		4	3 11.5		GΩ pl
V _{IH}	Logic high threshold voltage (amplifier enabled) ⁽⁷⁾			(V–) + 1 V			V
V _{IL}	Logic low threshold voltage (amplifier disabled)					(V–) + 0.2 V	V
	Amplifier enable time (full shutdown) ⁽⁵⁾ (6) (7)	G = +1, V_{CM} = V_S / 2, V_O = 0.9 × V_S / 2, R_L cor		1			
t _{on}	Amplifier enable time (partial shutdown) ⁽⁵⁾ (6) (7)	G = +1, V _{CM} = V _S / 2, V _O = 0.9 × V _S / 2, R _L connected to V–			1		- μs
t _{OFF}	Amplifier disable time ^{(5) (7)}	G = +1, $V_{CM} = V_S / 2$, $V_O = 0.1 \times V_S / 2$, R_L cor	nected to V–		1		μs
	SHDN pin input	$(V+) \ge \overline{SHDN} \ge (V-) + 1V$			50		
		$(V_{+}) \ge SHDN \ge (V_{-}) + 1V$ $(V_{-}) \le SHDN \le (V_{-}) + 0.2V$					

(1) Max or min limit is specified based on characterization results.

(2) Typical input current noise data to be specified based on design simulation results


(3) Third-order filter; bandwidth = 80kHz at –3dB.



- (4) Short circuit current specified here is average of sourcing and sinking short circuit currents
- (5) Disable time (t_{OFF}) and enable time (t_{ON}) are defined as the time interval between the 50% point of the signal applied to the SHDN pin and the point at which the output voltage reaches the 10% (disable) or 90% (enable) level.
- (6) Full shutdown refers to the dual device having both channels 1 and 2 disabled (SHDN1 = SHDN2 = V–) and the quad device having all channels 1 to 4 disabled (SHDN12 = SHDN34 = V–). For partial shutdown, only one SHDN pin is exercised; in this mode, the internal biasing circuitry remains operational and the enable time is shorter.
- (7) Shutdown section is on preview




6.8 Typical Characteristics






at $T_A = 25^{\circ}$ C, V+ = 2.75V, V- = -2.75V, $R_L = 10$ k Ω connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$ (unless otherwise noted)




Copyright © 2024 Texas Instruments Incorporated




at $T_A = 25^{\circ}$ C, V+ = 2.75V, V- = -2.75V, $R_L = 10$ k Ω connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$ (unless otherwise noted)






























at $T_A = 25^{\circ}$ C, V+ = 2.75V, V- = -2.75V, $R_L = 10k\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$ (unless otherwise noted)




Copyright © 2024 Texas Instruments Incorporated
















7 Detailed Description

7.1 Overview

The OPAx323 family of op amps includes single / dual / quad channel (OPA323, OPA2323, OPA4323), ultra low-voltage (1.7V to 5.5V), high-bandwidth (20MHz) amplifiers. This family of amplifiers feature a zero-crossover input stage and a rail-to-rail output stage that can be used for variety of applications across industrial and automotive markets. The input common-mode voltage range includes signal swing beyond the supply rails, and allows the OPAx323 to be used in many single-supply or dual supply configurations. Rail-to-rail output stage capable of driving smaller resistive loads.


The OPAx323 family of zero-cross input stage amplifiers achieve high linearity for input signals with rail-to-rail swing that are typical in ADC driver applications in comparison to the complementary input stage amplifiers. Gain-bandwidth of 20MHz helps provide a fast settling response for ADC sampling speeds between 0.5 to 5MSPS depending on the settling performance required. The OPAx323 easily supports precision performance in high gain voltage sensing applications (such as the wheatsone bridge), as the device features maximum offset of 1.25mV and drift of 1.8μ V/°C. This unique combination of high precision and high gain-bandwidth enables use in multiple applications such as the motor rotary encoders, microphone audio pre-amplifiers and ultrasonic transducers.

The OPAx323 family consumes only 1.6mA supply current per channel for 20MHz gain bandwidth, thus providing a good AC performance at a very low power consumption. These devices achieve a high slew-rate of 33V/µs allowing for fast detection of faults in motor current sensing applications. The zero-cross over input stage provides identical AC and DC performance for both low and high-side sensing applications, thus making the OPAx323 the best choice for current sensing in a variety of end equipments such as the solar string inverters, power delivery, grid, and EV infrastructure. Precision transimpedance and voltage gain applications are well served with a low input bias current (0.5pA typical, 20pA maximum), a good PSRR (20μ V/V maximum), CMRR (100dB minimum), and A_{OL} (114dB minimum). The device has 60° of typical phase margin with no load and drives up to 75pF with a phase margin of 35°.

The OPAx323 has an internal current limit that enables additional robustness when operating with high output current while driving smaller output impedance like 68Ω , 128Ω , and 256Ω loads in audio applications. The OPAx323 can swing very close to the rails and has a short circuit current of ± 80 mA minimum at 5.5V power supply. The OPAx323S devices provide shutdown functionality for additional power savings and help disable the amplifier when idle. These op amps feature an integrated radio frequency immunity (RFI) and electro-magnetic interference (EMI) rejection filter, unity-gain stability, and no-phase reversal in input overdrive conditions.



7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Operating Voltage

The OPAx323 series of operational amplifiers is fully specified from 1.8V to 5.5V and is designed for amplifier operation from 1.7V to 1.8V. In addition, many specifications apply from -40° C to 125° C. Parameters that vary significantly with operating voltages or temperature are provided in the *Typical Characteristics* section. TI highly recommends to add low-ESR ceramic bypass capacitors (C_{BYP}) between each supply pin and ground. Only one C_{BYP} is sufficient for single supply operation. Make sure that C_{BYP} is placed as close to the device as possible and the power supply trace routes through C_{BYP} before reaching the amplifier power supply terminals.

7.3.2 Rail-to-Rail Input

The input common-mode voltage range of the OPAx323 series extends beyond the supply rails with a commonmode rejection ratio (CMRR) of 100dB minimum at 5.5V as specified in *Electrical Characteristics*. The device is designed to have a good performance of 85dB minimum CMRR even when operating at an ultra-low supply voltage of 1.8V. This is made possible by using a zero-cross input stage architecture for the amplifier input pair.

Most commercial amplifiers employ a complementary input stage architecture which often limits the rail-to-rail CMRR to less than 65dB. This is because the offset performance across the rail-to-rail input common-mode range is not linear. One of the input pairs, usually, the P-channel pair with better offset, noise performance is designed to cover the majority of the common-mode range with the N-channel pair slated to slowly take over at a certain threshold voltage from the positive rail. The creates a big jump in the offset voltage across common mode when transitioning across the input pairs as shown in TLV900x Offset Voltage vs Common-Mode. This offset jump not only affects CMRR but also limits linearity / THD for rail-to-rail input signals.

The OPAx323 achieves linear offset performance over the entire rail-to-rail input range by extending the common-mode-range of a single P-channel input pair using an internal charge pump as shown in the *Functional Block Diagram*. This eliminates the need for the N-channel input pair and the resulting offset jump caused by input pair transitions.

The OPAx323 exhibits near to zero shift in offset voltage across the entire common-mode voltage as shown in Figure 7-1. This is crucial to achieving high linearity in ADC driver and audio driver applications.




Figure 7-1. OPAx323 Offset Voltage vs Common-Mode




Figure 7-2. TLV900x Offset Voltage vs Common-Mode

7.3.3 Rail-to-Rail Output

The OPAx323 delivers a robust output drive capability. An output stage with common-source transistors is used to achieve full rail-to-rail output swing capability. The device is designed to have a minimum output short circuit current of ±80mA, making the device an excellent choice for audio driver applications at room temperature and



at 5.5V. For resistive loads up to $2k\Omega$ and a power supply of 5.5V, the output swings within a maximum of 55mV to either supply rail, thereby using almost the entire input range of an ADC in ADC driver applications.

7.3.4 Common-Mode Rejection Ratio (CMRR)

The OPAx323 achieves excellent DC and AC CMRR performance. The device is designed to have a DC CMRR performance at two supply voltages (5.5V and 1.8V) for the entire operating temperature range (-40° C to 125°C). DC CMRR is specified for common-mode beyond rails over a input voltage range of (V–) – 0.2V ≤ V_{CM} ≤ (V+) + 0.15V for 5.5V operation and (V–) – 0.1V ≤ V_{CM} ≤ (V+) + 0.05V for 1.8V operation. AC CMRR is shown in *Typical Characteristics* and is subject to the routing of input traces on the PCB board. For good performance, maintain a short and symmetrical input trace for the two amplifier input terminals.

7.3.5 Capacitive Load and Stability

The OPAx323 is designed for use in applications where driving a capacitive load is required. As with all operational amplifiers, there can be specific instances where the device can become unstable. The particular operational amplifier circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether or not an amplifier is stable in operation.

An operational amplifier in the unity-gain (1V/V) buffer configuration that drives a capacitive load exhibits a greater tendency to be unstable than an amplifier operating at a higher noise gain. The capacitive load, in conjunction with the operational amplifier output resistance, creates a pole within the feedback loop that degrades the phase margin. The degradation of the phase margin increases when capacitive loading increases. When operating in the unity-gain configuration, the OPAx323 has a phase margin of 50° with 30pF of capacitive load. The device remains stable with pure capacitive loads up to approximately 75pF with acceptable phase margin of 35° and has no sustained oscillations up to 150pF. The equivalent series resistance (ESR) of some very large capacitors (greater than 1 μ F) is sometimes sufficient to alter the phase characteristics in the feedback loop such that the amplifier remains stable. Increasing the amplifier closed-loop gain allows the amplifier to drive increasingly larger capacitance. This increased capability is evident when measuring the overshoot response of the amplifier at higher voltage gains.

One technique for increasing the capacitive load drive capability of the amplifier operating in a unity-gain configuration is to insert a small resistor (typically 10Ω to 50Ω) in series with the output, as shown in Figure 7-3. This resistor significantly reduces the overshoot and ringing associated with large capacitive loads. This is usually the circuit configuration used in ADC driver application with C_{load} serving as a charge bucket for the ADC sampling capacitor.




Figure 7-3. Improving Capacitive Load Drive

7.3.6 Overload Recovery

Overload recovery is defined as the time required for the operational amplifier output to recover from a saturated state to a linear state. The output stage of the operational amplifier enters a saturation region when the output voltage exceeds the rated operating voltage, because of the high input voltage or high gain. After one of the outputs enters the saturation region, the output stage requires additional time to return to the linear operating state which is referred to as overload recovery time. After the output stage returns to linear operating state, the

Copyright © 2024 Texas Instruments Incorporated



amplifier begins to slew at the specified slew rate. Therefore, the propagation delay (in case of an overload condition) is the sum of the overload recovery time and the slew time.

The overload recovery time for the OPAx323 family is designed to be approximately 130ns typical.

7.3.7 EMI Rejection

The OPAx323 uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications (radio frequency interference - RFI) and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the OPAx323 benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10MHz to 6GHz. Figure 7-4 shows the results of this testing on the OPAx323. Table 7-1 shows the EMIRR IN+ values for the OPAx323 at particular frequencies commonly encountered in real-world applications. The *EMI Rejection Ratio of Operational Amplifiers* application report contains detailed information on the topic of EMIRR performance relating to op amps and is available for download from www.ti.com.




Figure 7-4. EMIRR Testing

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	48dB
900MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6GHz), GSM, aeronautical mobile, UHF applications	56dB
1.8GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1GHz to 2GHz)	60dB
2.4GHz	802.11b, 802.11g, 802.11n, Bluetooth [®] , mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2GHz to 4GHz)	61dB
3.6GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	67dB
5GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4GHz to 8GHz)	70dB

7.3.8 ESD and Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and relevance to an electrical overstress event is helpful. Figure 7-5 shows the ESD circuits contained in the OPAx323 devices. The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power supply lines, where the input and output pins meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.

Note that the OPAx323 features no current-steering diodes connected between the input and positive powersupply pin.




Figure 7-5. Equivalent Internal ESD Circuitry

7.3.9 Input ESD Protection

The OPAx323 family incorporates internal ESD protection circuits on all pins. For inputs, this protection primarily consists of fail safe ESD input structures which feature no current-steering diodes connected between the input and positive power-supply pin as shown in the Figure 7-5. This feature is very useful during power sequencing scenarios where input signal can be present before the positive power supply rail. A fail safe input ESD

Copyright © 2024 Texas Instruments Incorporated



structure prevents any short between inputs and positive power supply. For further details, refer to *Op Amp ESD Protection Structures* application note.

7.3.10 Shutdown Function

The OPAx323S devices feature SHDN pins that disable the op amp, placing the op amp into a low-power standby mode. In this mode, the op amp typically consumes less than 1000nA at room temperature. The SHDN pins are active low, meaning that shutdown mode is enabled when the input to the SHDN pin is a valid logic low.

The SHDN pins are referenced to the negative supply voltage of the op amp. The threshold of the shutdown feature lies around 500mV (typical) and does not change with respect to the supply voltage. Hysteresis has been included in the switching threshold to provide for smooth switching characteristics. For optimal shutdown behavior, the SHDN pins must be driven with valid logic signals. A valid logic low is defined as a voltage between V- and (V-) + 0.2V. A valid logic high is defined as a voltage between (V-) + 1V and V+. To enable the amplifier, the SHDN pins must be driven to a valid logic high. To disable the amplifier, the SHDN pins must be driven to a valid logic high. To disable the amplifier, the SHDN pins must be driven to a valid logic high. To disable the SHDN pins must be driven to a valid logic high. To disable the SHDN pins must be driven to a valid logic high. To disable the SHDN pins must be driven to a valid logic high. To disable the amplifier, the SHDN pins must be driven to a valid logic high. To disable the SHDN pins must be driven to a valid logic low. TI highly recommends to not leave the shutdown pin floating, but to connect the shutdown pin to a valid high or low voltage. The maximum voltage allowed at the SHDN pins is (V+) + 0.5V. Exceeding this voltage level damages the device.

The SHDN pins are high-impedance CMOS inputs. Dual op amp versions are independently controlled and quad op amp versions are controlled in pairs with logic inputs. For battery-operated applications, this feature can be used to greatly reduce the average current and extend battery life. The enable and disable time is targeted to be under 1µs for full shutdown of all channels. When disabled, the output assumes a high-impedance state. This architecture allows the OPAx323S to operate as a gated amplifier (or to have the device output multiplexed onto a common analog output bus). Shutdown time (t_{OFF}) depends on loading conditions as any charge on the output capacitor needs to be discharged by any external resistive load or the op-amp. To achieve the 1µs shutdown time, the specified 10k Ω load to midsupply (V_S / 2) is required with no capacitive load.



7.3.11 Packages with an Exposed Thermal Pad

The OPAx323 family is available in packages such as the WQFN-16 (RTE) and WSON-8 (DSG), which feature an exposed thermal pad. Inside the package, the die is attached to this thermal pad using an electrically conductive compound. For this reason, when using a package with an exposed thermal pad, the thermal pad must be connected to V–. Attaching the thermal pad to a potential other then V– is not allowed, and the performance of the device may not be consistent with the *Electrical Characteristics* table when doing so.

7.4 Device Functional Modes

The OPAx323 devices have one functional mode. These devices are powered on as long as the power-supply voltage is between $1.7V (\pm 0.85V)$ and $5.5V (\pm 2.75V)$.

The OPAx323S devices feature a shutdown pin, which can be used to place the op amp into a low-power mode. For more information, see the *Shutdown Function* section.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The OPAx323 family of rail-to-rail input and output operational amplifiers is specifically designed for variety of high gain and high speed applications. These devices operate from 1.7V to 5.5V, are unity-gain stable, and are also an excellent choice for a wide range of general-purpose applications. The output stage is capable of driving small resistive loads connected to any point between V+ and V– as long as the device is not forced into short circuit mode. The input common-mode voltage range includes beyond the rail signal swing and allows the OPAx323 series to be used in many single-supply or dual supply configurations.

8.2 Typical Application

8.2.1 OPAx323 in Low-Side, Current Sensing Application

Figure 8-1 shows the OPA323 configured in a low-side current sensing application.




Figure 8-1. OPA323 in a Low-Side, Current-Sensing Application



8.2.1.1 Design Requirements

The design requirements for this design are:

- Load current: 0A to 1A
- Maximum output voltage: 4.9V
- Maximum shunt voltage: 100mV

8.2.1.2 Detailed Design Procedure

The transfer function of the circuit in Figure 8-1 is given in Equation 1.

$$V_{OUT} = I_{LOAD} \times R_{SHUNT} \times Gain$$
(1)

The load current (I_{LOAD}) produces a voltage drop across the shunt resistor (R_{SHUNT}). The load current is set from 0A to 1A. To keep the shunt voltage below 100 mV at maximum load current, the largest shunt resistor is defined using Equation 2.

$$R_{SHUNT} = \frac{V_{SHUNT} MAX}{I_{LOAD} MAX} = \frac{100 \text{ mV}}{1 \text{ A}} = 100 \text{ m}\Omega$$
(2)

Using Equation 2, R_{SHUNT} is calculated to be 100m Ω . The voltage drop produced by I_{LOAD} and R_{SHUNT} is amplified by the OPA323 to produce an output voltage of approximately 0V to 4.9V. The gain needed by the OPA323 to produce the necessary output voltage is calculated using Equation 3.


$$Gain = \frac{V_{OUT_MAX} - V_{OUT_MIN}}{V_{IN_MAX} - V_{IN_MIN}}$$
(3)

Using Equation 3, the required gain is calculated to be 49V/V, which is set with resistors R_F and R_G . Equation 4 sizes the resistors R_F and R_G , to set the gain of the OPA323 to 49V/V.

$$Gain = 1 + \frac{R_F}{R_G}$$
(4)

Selecting R_F as 57.6k Ω and R_G as 1.2k Ω provides a combination that equals 49V/V. Figure 8-2 shows the measured transfer function of the circuit shown in Figure 8-1. Notice that the gain is only a function of the feedback and gain resistors. This gain is adjusted by varying the ratio of the resistors and the actual resistors values are determined by the impedance levels that the designer wants to establish. The impedance level determines the current drain, the effect that stray capacitance has, and a few other behaviors. There is no optimal impedance selection that works for every system; choose an impedance that is best for the system parameters.

8.2.1.3 Application Curve





Copyright © 2024 Texas Instruments Incorporated



8.3 Power Supply Recommendations

The OPAx323 is tested for amplifier operation at 1.7V and is fully specified from 1.8V to 5.5V ($\pm 0.9V$ to $\pm 2.75V$); many specifications apply from -40° C to 125°C. *Electrical Characteristics* presents parameters that can exhibit significant variance regarding operating voltage or temperature.

CAUTION

Supply voltages larger than 7V can permanently damage the device; for more information, see the *Absolute Maximum Ratings* table.

TI highly recommends to add low-ESR ceramic bypass capacitors (C_{BYP}) between each supply pin and ground. Only one C_{BYP} is sufficient for single supply operation. Place the C_{BYP} as close to the device as possible to reduce coupling errors from noisy or high-impedance power supplies. Make sure the power supply trace routes through C_{BYP} before reaching the amplifier power supply terminals. For more information, see *Layout Guidelines*.

8.4 Layout


8.4.1 Layout Guidelines

For best operational performance, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power connections of the board and propagate to the power pins of the op amp itself. Bypass capacitors are used to reduce the coupled noise by providing a low-impedance path to ground.
 - Connect low-ESR, 0.1µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. One bypass capacitor from V+ to ground is adequate for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Take care to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, then cross the sensitive trace at a 90 degree angle, which is much better as opposed to running the traces in parallel with the noisy trace.
- Place the external components as close to the device as possible, as shown in *Layout Example*. Keeping R₁ and R₂ close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- TI recommends cleaning the PCB following board assembly for best performance.
- Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the plastic package. Following any aqueous PCB cleaning process, TI recommends baking the PCB assembly to remove moisture introduced into the device packaging during the cleaning process. A low-temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.



8.4.2 Layout Example



Note: C3 and C4 are C_{BYP} capacitors

Figure 8-3. Schematic for Noninverting Configuration Layout Example




Figure 8-4. Operational Amplifier Board Layout for Noninverting Configuration - SC70 (DCK) Package



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, QFN/SON PCB Attachment application note
- Texas Instruments, Quad Flatpack No-Lead Logic Packages application note

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

Trademarks

TI E2E[™] is a trademark of Texas Instruments.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

All trademarks are the property of their respective owners.

9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision A (November 2023) to Revision B (April 2024) Page	е
•	Changed the status of the DGK (VSSOP, 8), DDF (SOT23-THN) OPA2323 and DYY (SOT23-THN) OPA4323	3
	from: preview to active	1
•	Changed the CMRR value in the data sheet title from 100dB to 114dB	1
•	Changed the DYY (SOT-23) package option from 16 to 14 pins and moved the package from OPA4323S to OPA4323 in <i>Device Information</i> table	1
•	Changed the DYY (SOT-23) package option from 16 to 14 pins and moved the package from OPA4323S to	
	OPA4323 in Device Comparison table	2
•	Removed OPA4310 information from the data sheet1	1
•	Changed the Typical Characteristics section to add more plots14	4
•	Changed the Rail-to-Rail input section	8
•	Changed the EMIRR Testing plot in EMI Rejection section	
•	Changed the EMIRR IN+ values for the 900MHz, 1.8GHz, 2.4GHz, 3.6GHz, and 5GHz frequency options in	
	OPAx323 EMIRR IN+ for Frequencies of Interest table	0



C	hanges from Revision * (October 2023) to Revision A (November 2023)	Page
•	Changed the status of the DCK (SC70, 5) OPA323 from: preview to: active	1
•	Changed the status of the D (SOIC, 8) OPA2323 from: preview to: active	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
OPA2323IDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23DDF	Samples
OPA2323IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2DGK	Samples
OPA2323IDR	ACTIVE	SOIC	D	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2323ID	Samples
OPA323IDCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1RG	Samples
OPA4323IDYYR	ACTIVE	SOT-23-THIN	DYY	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O4323IDYYR	Samples
OPA4323IPWR	ACTIVE	TSSOP	PW	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O4323PW	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




All dimensions are nomina	l				0							
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2323IDDFR	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA2323IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2323IDR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA323IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
OPA4323IDYYR	SOT-23- THIN	DYY	14	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
OPA4323IPWR	TSSOP	PW	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

12-Apr-2024



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2323IDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
OPA2323IDGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0
OPA2323IDR	SOIC	D	8	3000	356.0	356.0	35.0
OPA323IDCKR	SC70	DCK	5	3000	190.0	190.0	30.0
OPA4323IDYYR	SOT-23-THIN	DYY	14	3000	336.6	336.6	31.8
OPA4323IPWR	TSSOP	PW	14	3000	356.0	356.0	35.0

DBV0006A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



DBV0006A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0006A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.




DDF0008A



PACKAGE OUTLINE

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.




DDF0008A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DDF0008A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

7. Board assembly site may have different recommendations for stencil design.



DCK0005A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.



DCK0005A

EXAMPLE BOARD LAYOUT

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DCK0005A

EXAMPLE STENCIL DESIGN

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



MECHANICAL DATA



B. This drawing is subject to change without notice.
C. QFN (Quad Flatpack No-Lead) package configuration.
D. This package complies to JEDEC MO-288 variation X2EFD.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGK0008A

EXAMPLE BOARD LAYOUT

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



DGK0008A

EXAMPLE STENCIL DESIGN

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



RTE 16

3 x 3, 0.5 mm pitch

GENERIC PACKAGE VIEW

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






DYY0014A

PACKAGE OUTLINE

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AB




DYY0014A

EXAMPLE BOARD LAYOUT

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DYY0014A

EXAMPLE STENCIL DESIGN

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated